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Abstract. With AMD reinforcing their ambition in the scientific high
performance computing ecosystem, we extend the hardware scope of the
Ginkgo linear algebra package to feature a HIP backend for AMD GPUs.
In this paper, we report and discuss the porting effort from CUDA,
the extension of the HIP framework to add missing features such as
cooperative groups, the performance price of compiling HIP code for
AMD architectures, and the design of a library providing native backends
for NVIDIA and AMD GPUs while minimizing code duplication by using
a shared code base.
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1 Introduction
Over the last decade years, GPUs have been established as the main powerhouse
in leadership supercomputers. GPUs have proven valuable components to accel-
erate computations not only for machine learning workloads, but also for numer-
ical linear algebra libraries powering computational science. As of today, AMD
and NVIDIA are considered the main GPU manufacturers. In the past, software
efforts primarily focused on NVIDIA GPUs due to the comprehensive CUDA
development environment and the common adoption in HPC centers. With the
next leadership supercomputers deployed in the US National Laboratories being
equipped with AMD GPUs, and the US Exascale Computing Project’s mission
to provide math library functionality on the leadership systems, we extend the
scope of the Ginkgo library to feature an AMD GPU backend.
In this paper, we report and discuss the effort of porting a CUDA-focused
library to the HIP ecosystem. We elaborate on the use of the perl-based script
provided by AMD that aims at simplifying the transition process, its pitfalls
and flaws. We also assess the performance HIP-based code achieves on NVIDIA
architectures when compiled using NVIDIA’s nvcc compiler.
Transitioning a code base from one architecture to another, and platform
portability in general, is an important problem in the software technology ecosys-
tem. In particular, the number of adopters and contributors of community soft-
ware scales only in the presence of good platform portability. The effort of porting
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a software stack to new architectures is, for example, described for molecular dy-
namics algorithm in [5], and for the solution of finite element problems in [10].
Concerning performance portability, the authors of [9] compare the algorithm
performance for CUDA, HC++, HIP, and OpenCL backends.
Compared to previous work, we highlight that this work contains the follow-
ing novel contributions:
– We discuss the porting of linear algebra kernels from CUDA to HIP.
– We add technology to the HIP ecosystem that is lacking but needed, e.g., a
subwarp cooperative group concept with shuffle operations.
– We compare the performance of HIP and CUDA kernels coming from the
same code base and providing the same functionality.
– Up to our knowledge, Ginkgo is the first open-source sparse linear algebra
library supporting several matrix types (Coo, Csr, Sellp, Ell, Hybrid), solvers
(CG, BiCG, GMRES, etc), preconditioner (block-jacobi) and factorization
(ParILU and ParILUT) on AMD and NVIDIA GPUs.
– We ensure full result reproducibility by archiving all performance results.
Before providing more details about the porting effort in Section 3, we recall
some background information about CUDA and HIP in Section 2. We present
the results of the experiments of the same kernels being compiled by CUDA and
HIP in Section 4. We conclude in Section 5 with a summary of this paper.
2 Background
2.1 Compute Unified Device Architecture - CUDA
NVIDIA developed the CUDA programming model and the corresponding nvcc
compiler enabling developers to write GPU-parallel programs using the C or
C++ programming language. Also, NVIDIA provides several math libraries,
like cuBLAS, cuSPARSE, and cuSOLVER containing ready-to-use numerical
algorithms and core functionalities allowing users to easily develop a parallel
application without writing device kernel functions.
In Listing 1.1, CUDA uses global as the declaration specifier to tell the
compiler this function runs on a GPU and uses execution configuration syntax
(<<< >>>) to represent the configuration of grid and block dimensions, execution
stream, and dynamically-sized shared memory. Moreover, developers can provide
additional information at compile-time to optimize the execution performance
like launch bounds to limit the register usage.
1 template <int value >
2 __global__ void dummy_kernel(const int num , int *__restrict__ array) {
3 // kernel_code
4 }
5 int main() {
6 // allocation of memory and calculation of grid/block_size
7 dummy_kernel <4> <<<dim3(grid_size), dim3(block_size)>>>(num , array);
8 return 0;
9 }
Listing 1.1: CUDA kernel launch syntax.
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2.2 C++ Heterogeneous-Compute Interface for Portability - HIP
As a counterpart to NVIDIA’s CUDA ecosystem, AMD more recently developed
the GPU compute programming language and library ecosystem “RadeonOpen-
Compute” (ROCm). ROCm is the first open-source HPC platform for GPU
computing shipping with several math libraries, like rocBLAS, rocSPARSE, roc-
SOLVER, etc. This enables users to develop GPU-ready applications in ROCm
like in the CUDA ecosystem.
Aside from ROCm, AMD also provides a HIP abstraction that can be seen as
a higher layer on top of the ROCm ecosystem, enveloping also the CUDA ecosys-
tem. The idea behind HIP is to increase platform portability of software by pro-
viding an interface through which functionality of both, ROCm and CUDA can
be accessed. Obviously, this would remove the burden of converting or rewriting
code for different hardware architectures, therewith also reducing the mainte-
nance effort for libraries supporting several backends.
In Listing 1.2, HIP uses the same declaration specifier global like CUDA,
but a different execution configuration syntax. HIP handles kernels featuring
template parameters with the macro HIP KERNELS NAME. Although HIP
also provides the launch bounds flag for kernel optimization, the effect differs
from the CUDA ecosystem due to the architectural differences between AMD
and NVIDIA GPUs.
1 template <int value >
2 __global__ void dummy_kernel(const int num , int *__restrict__ array) {
3 // kernel_code
4 }
5 int main() {
6 // allocation of memory and calculation of grid/block_size
7 hipLaunchKernelGGL(HIP_KERNEL_NAME(dummy_kernel <4>), dim3(grid_size),
8 dim3(block_size), 0, 0, num , array);
9 return 0;
10 }
Listing 1.2: HIP kernel launch syntax.
2.3 Difference between AMD and NVIDIA GPUs
The primary technical difference between AMD and NVIDIA GPUs is the num-
ber of threads that are executed simultaneously in a wavefront/warp. In NVIDIA
GPUs, a warp contains 32 threads, in AMD GPUs, a wavefront contains 64
threads. This difference potentially impacts all other parameter configurations
and has to be taken into account when designing kernels and setting thread
block size, shared memory and register usage, and compute grid size for valid
parameter settings and optimal kernel performance.
Less relevant for the kernel design and parameter choice is that AMD and
NVIDIA GPUs differ in the number of multiprocessors accumulated in a single
device and in the memory bandwidth. While these are still relevant for kernel
optimization, they rarely impact the correctness of a kernel design. We elaborate
on the optimization of kernel parameters in Section 3.5.
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As of today, AMD’s ROCm ecosystem – and the HIP development ecosys-
tem – still lacks some key functionality of the CUDA ecosystem. For example,
HIP lacks a cooperative group interface that can be used for flexible thread
programming inside a wavefront, see Section 3.3.
3 Porting CUDA functionality to the HIP ecosystem
Next, we report and discuss how we ported Ginkgo’s GPU functionality avail-
able for CUDA backends to the HIP ecosystem. To understand the technical
realization, it is however useful to first elaborate on Ginkgo’s design.
3.1 Ginkgo design
A high-level overview of Ginkgo’s software architecture is visualized in Fig-
ure 1. The library design collects all classes and generic algorithm skeletons in
the “core” library which, however, is useless without the driver kernels available
in the “omp”, “cuda”, and “reference” folders. We note that “reference” contains
sequential CPU kernels used to validate the correctness of the algorithms and as
reference implementation for the unit tests realized using the googletest[4] frame-
work. The “include” folder contains the public interface. Extending Ginkgo’s
scope to AMD architectures, we add the “hip” folder containing the kernels in
the HIP language, and the “common” folder for platform-portable kernels with
the intention to reduce code duplication, see Section 3.2.
To reduce the effort of porting Ginkgo to AMD architectures, we use the
same base components of Ginkgo like config, binding, executor, types and
operations, which we only extend and adapt to support HIP.
– config: hardware-specific information like warp size, lane mask type, etc.;
– binding: the C++ style overloaded interface to vendors’ BLAS and sparse
BLAS library and the exception calls of the kernels not implemented;
– executor: the “handle” controlling the kernel execution and the ability to
switch the execution space (hardware backend);
– types: the type of kernel variables and the conversion between library vari-
ables and kernel variables;
– operations: a class aggregating all the possible kernel implementations such
as reference, omp, cuda and hip, which allows to switch between implemen-
tations at runtime.
Moreover, some components are not officially supported by vendors, e.g. com-
plex number atomic add3 on CUDA and HIP, and warp-wide cooperative groups
on HIP. For the functionality missing in both vendor ecosystems, we implement
CUDA device functions providing the functionality and apply the work flow
3 A complex atomic add involves separate real and imaginary atomic add and thus is
not strictly an atomic operation, as no ordering between the individual components
of multiple complex atomic operations is guaranteed.
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Library	Infrastructure
Algorithm	 Implementations
• Iterative	Solvers
• Preconditioners
• …
Core
OpenMP-kernels	
• SpMV
• Solver	kernels
• Precond kernels
• …
OpenMP
Reference	kernels	
• SpMV
• Solver	kernels
• Precond kernels
• …
Reference
CUDA-GPU	kernels
• SpMV
• Solver	kernels
• Precond kernels
• …
CUDA
HIP-GPU	kernels
• SpMV
• Solver	kernels
• Precond kernels
• …
HIP
Library	core	contains	architecture-agnostic	
algorithm	 implementation;
Runtime	polymorphism	 selects	the	right	kernel	
depending	 on	the	target	architecture;
Architecture-specific	kernels	
execute	the	algorithm	
on	target	architecture;
Reference	are	sequential	
kernels	 to	check	correctness	
of	algorithm	design	and	
optimized	kernels;
Optimized	architecture-specific	kernels;
• Shared	kernels
Common
Fig. 1: The Ginkgo library design overview. The components added when ex-
tending the scope to AMD GPUs are the “HIP” and the “Common” modules.
listed in Algorithm 1 to generate corresponding HIP kernels. For components
missing only in one vendor ecosystem, we implement kernels providing the same
functionality in the other ecosystem. In particular, as the HIP ecosystem cur-
rently lacks the warp-wide cooperative groups we make heavy use of, we imple-
ment device functions that provides this functionality for AMD architectures,
see Section 3.3.
3.2 Avoiding code duplication
Despite the fact that the HIP ecosystem allows to compile the kernels for both
AMD and NVIDIA GPUs, we currently plan to still provide native support in
the CUDA ecosystem. This choice is motivated by the wider adoption of CUDA
in the high performance computing community on the one side, and the un-
clear future of this functionality remaining in the HIP ecosystem on the other
side. A third reason is that preserving native CUDA support allows to utilize
novel CUDA-specific technology, e.g., dynamic parallelism. Extending Ginkgo
to AMD GPUs, a primary goal was to avoid a significant level of code duplica-
tion. For this purpose, we created the “common” folder containing all kernels and
device functions that are identical or the CUDA and the HIP executor except
for kernel configuration parameters (such as warp size or launch bounds). These
configuration parameters are not set in the kernel file contained in the “com-
mon” folder, but in the files located in “cuda” and “hip” that are interfacing
these kernels. This way we can avoid code duplication while still configuring the
parameters for optimal kernel performance on the distinct hardware backends.
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3.3 Cooperative groups
CUDA 9 introduced cooperative groups for flexible thread programming. Co-
operative groups provide an interface to handle thread block and warp groups
and apply the shuffle operations that are used heavily in Ginkgo for optimizing
sparse linear algebra kernels. HIP [1] only supports block and grid groups with
thread rank(), size() and sync(), but no subwarp-wide group operations like
shuffles and vote operations.
For enabling full platform portability, a small codebase, and preserving the
performance of the optimized CUDA kernels, we implement cooperative group
functionality for the HIP ecosystem. Our implementation supports the calcula-
tion of size/rank and shuffle/vote operations inside subwarp groups. We acknowl-
edge that our cooperative group implementation may not support all features of
CUDA’s cooperative group concept, but all functionality we use in Ginkgo.
The cross-platform cooperative group functionality we implement with shuffle
and vote operations covers CUDA’s native implementation. HIP only interfaces
CUDA’s warp operation without sync suffix (which refers to deprecated func-
tions), so we use CUDA’s native warp operations to avoid compiler warning and
complications on NVIDIA GPUs with compute capability 7.x or higher. We al-
ways use subwarps with contiguous threads, so we can use the block index to
identify the threads’ subwarp id and its index inside the subwarp. We define
Size = Given subwarp size
Rank = tid % Size
LaneOffset = btid % warpsize / Sizec × Size
Mask = ∼ 0 >> (warpsize - Size) << LaneOffset
where tid is local thread id in a thread block such that Rank gives the local id
of this subwarp, and ∼ 0 is a bitmask of 32/64 bits, same bits as lane mask type,
filled with 1 bits according to CUDA/AMD architectures, respectively. Using
this definition, we can realize the cooperative group interface, for example for
the shfl xor, ballot, any, and all functionality:
subwarp.shfl xor(data, bitmask) = shfl xor(data, bitmask, Size)
subwarp.ballot(predicate) = ( ballot(predicate) & Mask) >> LaneOffset
subwarp.any(predicate) = ( ballot(predicate) & Mask) != 0
subwarp.all(predicate) = ( ballot(predicate) & Mask) == Mask
Note that we use the ballot operation to implement any and all operations.
The original warp ballot returns the answer for the entire warp, so we need
to shift and mask the bits to access the subwarp results. The ballot operation
is often used in conjunction with bit operations like the population count (pop-
count), which are provided by C-style type-annotated intrinsics popc[ll] in
CUDA and HIP. To avoid any issues with the 64bit-wide lane masks on AMD
GPUs, we provide a single function popcnt with overloads for 32 and 64 bit
integers as well as an architecture-agnostic lane mask type that provides the
correct (unsigned) integer type to represent a (sub)warp lane mask.
1 template <int Size , typename ValueType >
2 __global__ void reduce(ValueType *__restrict__ data , int inner_loops) {
3 auto local_data = data[threadIdx.x];
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4 for (int i = 0; i < inner_loops; i++) {
5 + auto group = group:: tiled_partition <Size >(group:: this_thread_block ());
6 #pragma unroll
7 - for (int bitmask = 1; bitmask < Size; bitmask <<= 1) {
8 + for (int bitmask = 1; bitmask < group.size(); bitmask <<= 1) {
9 - const auto remote_data = __shfl_xor(local_data , bitmask , Size);
10 + const auto remote_data = group.shfl_xor(local_data , bitmask);
11 local_data = local_data + remote_data;
12 }
13 }
14 data[threadIdx.x] = local_data;
15 }
Listing 1.3: reduce kernel. Green part is cooperative group implementation, and
red part is legacy implementation
0
20
40
60
80
100
120
Size = 32 Size = 4 Size = 32 (HIP) Size = 4 (HIP)
Reduction Kernel: Legacy vs Cooperative Group on V100
Int (Legacy)
Int (Coop)
Long (Legacy)
Long (Coop)
Float (Legacy)
Float (Coop)
Double (Legacy)
Double (Coop)
ns
0
50
100
150
200
250
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350
Size = 64 Size = 4
Reduction Kernel: Legacy vs Cooperative 
Group on RadeonVII
Int (Legacy)
Int (Coop)
Long (Legacy)
Long (Coop)
Float (Legacy)
Float (Coop)
Double (Legacy)
Double (Coop)
ns
Fig. 2: Ginkgo’s cooperative groups vs. legacy functions for different data types
on V100 (left) and RadeonVII (right).
To assess the performance of our cross-platform cooperative group imple-
mentation, we use the local reduction kernel shown in Listing 1.3 that utilized
either the vendor’s legacy functionality (red) or Ginkgo’s cross-platform coop-
erative group interface (green). In Figure 2, we report the runtime needed for
100 reduction operations (after a warm-up phase of 10 reductions) on NVIDIA’s
V100 GPU and AMD’s RadeonVII GPU. To exclude the overhead of the kernel
launch and memory operations, we run the kernel executing “inner loops” reduc-
tions (line 4 of Listing 1.3) for “inner loops = 1000” and “inner loops = 2000”
and report the runtime difference. This way, we can isolate the runtime needed
for the warp-wide reduction by excluding the overhead of the kernel launch
and memory operations. The results identifies Ginkgo’s cross-platform cooper-
ative group implementation as competitive to the vendor’s native implementa-
tion. Both implementations use the same strategy for the reduction operation,
and both implementations execute the reduction loop (line 7-12 of Listing 1.3)
exactly log2(Size) times. For the execution time for different values of Size,
the theoretical performance ratios are log2(4)log2(64)
= 0.333 on the RadeonVII and
log2(4)
log2(32)
= 0.4 on the V100. In the experimental evaluation, we observe average
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ratios runtime(Size=4)runtime(Size=64) = 0.360 and
runtime(Size=4)
runtime(Size=32) = 0.394 for the RadeonVII
and the V100 GPUs, respectively.
3.4 Porting via the Cuda2Hip script
For easy conversion of CUDA code to the HIP language, we use a script based
on the hipify-perl script provided by AMD with several modifications to meet
our specific needs. First, the script generates the target filename including the
path in the “hip” directory. Then AMD’s hipify-perl script is invoked to trans-
late the CUDA kernels to the HIP language, including the transformation of
NVIDIA’s proprietary library functions to AMD’s library functions and the ker-
nels launch syntax. Next, the script changes all CUDA-related header, names-
pace, type and function names to the corresponding HIP-related names. By
default, the script hipify-perl fails to handle namespace definitions. For ex-
ample, the hipify-perl script changes namespace::kernel<<<...>>> (...) to
namespace::hipLaunchKernelGGL(kernel, ...), while the correct output would
be hipLaunchKernelGGL(namespace::kernel, ...). Thus, the script ultimately
needs to correct the namespaces generated by the hipify-perl script.
3.5 Porting workflow
In Algorithm 1, we sketch the workflow we use for porting Ginkgo’s CUDA
backend to HIP. Step 1 introduces a set of variables to represent the architecture-
specific parameters such as the warp size (32 on CUDA devices, 64 on AMD
devices) and optimization parameters. Step 2 moves the identical kernel codes
into the “common” folder we introduced in Section 3.2. We include the code
in the “common” folder after setting the configuration variables in Step 3 and
Step 4. Step 5 runs the script Cuda2Hip script detailed in Section 3.4 to generate
the corresponding hip files. Ultimately, we modify the hip “config” file in Step 6.
After completion of these steps, the validity and correctness of the porting effort
is tested. This is realized by invoking Ginkgo’s unit test framework that employs
googletest to check the correctness of the high performance kernels – in particular
also the CUDA and HIP backends – against the reference kernels.
We note thatGinkgo’s cross-platform cooperative group extension presented
in Section 3.3 dramatically reduces backend-specific implementations and allows
to use a shared kernel in “common” for both, the NVIDIA and the HIP backend.
3.6 Porting statistics for Ginkgo
With the setup and tools described, extending the scope of Ginkgo to cover
also AMD GPUs is a smooth process. We acknowledge that some kernels that
are heavily tuned for performance needed additional attention, most notably
the multiprecision block-Jacobi kernel [2]. Aside from this, the addition of the
HIP ecosystem required slight modifications to the library architecture, most
importantly the addition of the “common” module containing the kernels that
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Algorithm 1: Ginkgo’s porting workflow
1: Use a variable to represent the architecture-specific parameters
2: Move all shared code into a “common” file
3: Set the architecture-specific parameters before including a “common” file
4: Include the “common” file
5: Use the Cuda2Hip script for converting the code
6: Modify the hip file “config” to support different architectures
are identical up to parameter settings for the CUDA and the HIP ecosystems. In
the left figure of Section 3.6, we visualize how existing code lines are relocated
and new code lines are added when extending Ginkgo’s scope to support also
HIP. The exact number of code lines contained in the distinct modules of the
extended Ginkgo library are listed in the right table of Section 3.6. We note
that about one third of the code base is shared between the CUDA and the HIP
executor, and that by creating the “common” folder we actually avoided dupli-
cating 4,000 lines of code. The other modules each contain about 5,000 lines of
code. While most submodules are comparable in size, the more significant dif-
ferences for “base” and “component” stem from the differing comprehensiveness
of the ecosystems and possibilities of architecture-specific optimization.
Module common cuda hip
base 112 1435 1176
component 919 467 589
matrix 1617 1908 2048
factor 262 159 165
precond 395 356 375
solver 780 1071 1038
Fig. 3: Left: Reorganization of the Ginkgo library to provide a HIP backend
for AMD GPUs. Right: (Physical) Lines of code in the “common”, “cuda”, and
“hip” modules of the Ginkgo library, ignoring the unit tests.
4 Experiments
To assess how well the HIP ecosystem interfaces to the CUDA technology, we
compare HIP code compiled for NVIDIA GPUs with native CUDA code. More
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precisely, we apply the porting workflow we described in Section 3 to high
performance sparse linear algebra kernels of Ginkgo’s CUDA backend, and
compare the performance of the generated HIP code when being compiled for
NVIDIA GPUs with the original kernel performance. We run our experiments on
NVIDIA’s V100 (SXM2 16 GB) [6] with cuda 9.2.148 and hip 3.1.20044-3684ef8
(which is the latest version on Jan. 31 2020). We compare the Sellp, Coo, and
cuSPARSE/hipSPARSE (Splib Csr) SpMV kernels, and the Conjugate Gradi-
ent Solver employing the Sellp SpMV kernel for the Krylov subspace generation
using either CUDA and HIP on the same device. For result reproducibility, we
archive all performance results in a public repository 4. We evaluate the perfor-
mance of the Ginkgo SpMV for more than 2,800 matrices from the SuiteSparse
Matrix Collection [8]. We run two iterations for warm-up and ten iterations to
obtain average performance values.
Fig. 4: Sellp SpMV (left) and Coo SpMV implemented in CUDA or HIP.
On the left-hand side of Figure 4, we evaluate the performance for Ginkgo’s
Sellp SpMV kernel, which does not use atomic operations. On the right-hand side
of Figure 4, we do the same comparison for Ginkgo’s Coo SpMV kernel which
does rely on atomic operations. Running on NVIDIA’s V100 GPU, one would
expect to see small overhead of the HIP code interfacing CUDA code compared
to native CUDA code. While this may prove true for most problems, we see
some outliers where using the native CUDA implementation results in significant
performance benefits. Surprisingly, for some test cases the HIP kernels achieve
significantly better performance – even though HIP ultimately compiles with
NVIDIA’s nvcc compiler. The generated PTX code indicates that the differences
may be attributed to slightly different types of load instructions being emitted,
which in turn use different caches.
In Figure 5 we do the same experiment for the vendors’ Csr SpMV (left-hand
side) and 1,000 iterations of Ginkgo’s Conjugate Gradient (CG) solver using
Ginkgo’s Sellp SpMV (right-hand side). For the vendors’ Csr SpMV comparison
on the left, the performance differences reflect only the overhead of the invocation
of cuSPARSE by hipSPARSE. In the CG performance comparison on the right,
4 https://github.com/ginkgo-project/ginkgo-data/tree/V100 cuda hip
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Fig. 5: Performance comparison for vendors’ Csr SpMV (left) and 1,000 iterations
of Ginkgo’s CG solver (right).
we observe up to 15% performance degradation coming from the aforementioned
differences in code generation. This is in accordance with Philip C. Roth [7] who
compares the performance of CUDA and HIP for the scalable heterogeneous
computing (SHOC) benchmark [3].
Fig. 6: Left: Performance variance for outliers in Sellp SpMV kernel analysis (Fig-
ure 4). All performance is normalized to the mean CUDA performance, CUDA
performance in red, (relative) AMD performance in blue. Right: Performance
statistics for all test cases and all kernels/algorithms.
As some of the performance differences in Figure 4 are significant, we inves-
tigate in Figure 6 (left) the mean and variance of the 20 most significant outliers
in the Sellp SpMV analysis in Figure 4 (left). These statistics are collected from
over 20 runs, each averaging the kernel characteristics over 100 invocations. Ac-
knowledging the reproducibility of these outliers, we emphasize that they are
still almost negligible when considering the complete test suite of more than
2,800 test matrices: The performance ratio statistics on the right-hand side of
Figure 6 reveal that the performance means for all functionalities are just slightly
below 1.0. Furthermore, 50% of the test cases show less than 3% performance
difference, and 90% of the test cases show less than 10% performance difference.
This reveals that HIP introduces only negligible overhead when comparing to
CUDA-native code.
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5 Conclusion
We elaborated how we extend the hardware scope of the Ginkgo linear algebra
package to feature a HIP backend for AMD GPUs. We discussed the porting
effort, and how the use of a shared code base reduces to minimize code dupli-
cation in a library providing native backends for NVIDIA and AMD GPUs. We
also detailed the addition of functionality currently lacking in the HIP ecosys-
tem and evaluated the performance price of compiling HIP code for NVIDIA
architectures. We found that a significant portion of sparse linear algebra ker-
nels allows for good platform portability. In future, we will create a Intel GPU
backend and compare the porting process with the HIP backend integration.
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